sk Skill · LilithSemi
fpga-synthesis-fit
Use when synthesizing RTL to an FPGA with yosys/nextpnr (ECP5/Lattice and similar), fighting area or routing congestion, measuring Fmax, deciding why a design won't fit or route, or instantiating block RAM; covers the pre-pack vs post-pack metric trap
Open on skills.sh ↗read 2026-09-15
- installs 8w
- 0
- 30-day movement
- starts with the next reading
- Related entries
- 1
- Connections
- 0
JavaScript
- Host repository
- LilithSemi/claude-for-hardware
- Host stars
- 21
- Host language
- JavaScript