BigHugger
sk Skill · prasetyarobert205-jpg

run-fpga-workflow

Evidence-driven FPGA/SoC FPGA workflow for architecture, cycle-accurate RTL, registers, CDC/RDC, timing, three-vendor toolflows, verification, board evidence, single-writer implementation, and independent sign-off. Use only for FPGA and directly related hardware/firmware/verification tasks.

installs 8w
0
30-day movement
starts with the next reading
Related entries
1
Connections
0
PowerShell
Host repository
prasetyarobert205-jpg/codex-fpga-engineering-workflow
Host stars
12
Host language
PowerShell